Abstract
This paper presents a low power phase frequency detector for Phase lock loop. A presented Low power Phase Frequency Detector is implemented in Cadence virtuoso environment and using GPDK090 Library of 90nm CMOS Technology. The presented Phase Frequency Detector design has total 18 transistors, the total power consumption of the PFD is 10.85 uW@ .1GHz and almost zero dead zone. The occupied area of the presented PFD is 152.55um2 with 1V of supply voltage.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
