Abstract
The implementation of a high-performance network-on-chip (NoC) requires an efficient design of the network interface (NI) unit that connects the switched network to the IP cores. In this paper, we present a two novel pipelined NI architecture between IPs and router of NOC. These network interfaces allow system designers to send data from IPs to NOC, and vice versa with low latency. We present how we can apply decoupling between computation and communications to achieve the IP modules and interconnections to be designed independently from each other. To validate this approach, we use AMBA AHB IPs standard at the IP side and use the most three used flow control in NoC. This NI was modeled in VHDL and implemented on Xilinx Virtex5 FPGA board. Experimental results show that the proposed Network Interfaces is feasible and efficient and it is characterized by a good performance criteria's in terms of area, power, speed, latency, and Throughput.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.