Derivation and implication of a novel DRAM bit cost model

Abstract

A model for the cost/performance of a large-scale integrated circuit (LSI) is derived using critical area with 1/x/sup 3/ defect size distribution and common industry trends for device parameters and process parameters. The model predicts that dynamic random access memory bit cost will begin to increase sometime after 2005, if the current bit capacity increase rate of four times every three years remains effective. It is suggested that the rate is reduced to two times every two years, which will ensure a bit cost reduction beyond 2010. However, if the defect density can be reduced faster than the past trends, a four times bit capacity increase every three years can still remain cost effective.