Abstract

A current-mode CMOS circuit that realises the latched quaternary threshold logic full adder function has been realised in standard polysilicon-gate CMOS technology. In its FOLLOW mode, the quaternary full adder accepts two quaternary inputs and a binary CARRY input and develops a two-quaternary-digit output word that is the base-four sum of the inputs. In the HOLD mode, these output states are held by a eight-valued current-mode latch subcircuit. A current-mode CMOS latched quaternary threshold logic full adder circuit is presented and experimental performance described.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.