Abstract

The turn-on behavior of high-voltage-tolerant nLDMOS SCRs is investigated during CDM ESD events. An early failure occurs because of gate-oxide damage. A device optimization is proposed, which improves the CDM ESD robustness up to 2.7x, unchanging the HBM ESD robustness.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.