Abstract
We investigate the effect of varying the top barrier thickness on the gate C–V characteristics of InGaAs and InSb MOS-HEMT devices. The gate capacitance of these devices exhibits a sharp increase at certain gate voltages under both accumulation and inversion bias. The gate voltages at which some of these sharp changes occur depend on the thickness of the top barrier layer. The sharp rise in gate capacitance appears as a peak in the derivative of the capacitance with respect to the gate voltage. The positions of certain peaks of the derivative as a function of the gate voltage give information on the thickness of the top barrier layer. By exploiting this trend it is possible to extract the barrier thickness from the gate C–V characteristics.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
