Abstract
In this paper, the characteristics of gate strain enginnering on 22nm High-k/Metal-Gate-last (HK/MG-last) CMOS device are studied through a process and device simulation by Sentarus TCAD tools. In addition, we proposed novel gate electrode architecture with trapezoid profile and investigated its special strain effect on channel. We also proposed one new integration approach for stressed dummy gate fabrication.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
