Abstract
The effects of through silicon vias (TSVs) on the noise characteristics of the substrates within the tiers are described in this chapter. The noise due to different types of substrates is discussed and appropriate noise models for each type of substrate are offered. Mitigation techniques to suppress the noise from the TSVs are also discussed. The frequency response for a wide range of frequencies is evaluated as some of the tiers in a three-dimensional stack can include high frequency circuits, such as detectors and RF circuits. Different substrate materials including gallium arsenide (GaAs), germanium (Ge), and mercury cadmium telluride (HgCdTe) are considered.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
