Abstract
Logic built-in self-test (BIST) is a design for testability (DFT) technique in whicha portion of a circuit on a chip, board, or system is used to test the digital logiccircuit itself. Logic BIST is crucial for many applications, in particular for lifecritical and mission-critical applications. These applications commonly found in the aerospace, automotive, banking, computer, healthcare, networking, and telecommunications industries require on-chip, on-board, or in-system self-test to improve the reliability of the entire system, as well as the ability to perform remote diagnosis. This chapter introduces the basic concepts and design rules of logic BIST. This chapter focuses on a number of test pattern generation and output response analysis techniques suitable for BIST implementations. Moreover, various BIST timing control diagrams are shown to illustrate how to test faults in a scan-based design containing multiple clock domains. Finally, the chapter demonstrates the process to design a logic BIST system comprised of a test pattern generator, output response analyzer, and logic BIST controller.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.