Abstract
An array processor is a synchronous parallel computer that consists of multiple processing elements (PEs) under the supervision of a single control unit (CU). The CU fetches and decodes instructions from the program memory, and then broadcasts control signals to all processors in the array such that the processors perform the same operation at the same time. Depending on the PEs' mode of operation and the controls received, array processors may be classified as traditional single-instruction multiple-data (SIMD) processors, systolic processors, or associative processors. Traditional SIMD processors are simply extensions of the von Neumann model in which the data processing unit is replicated. These processors closely follow the von Neumann mode of operation and, historically, were the first array processors built. Systolic processors combine the idea of using numerous simple data-processing units with pipelining. Instead of storing data in local memories, similar to the traditional SIMD model, systolic arrays move data rhythmically from processor to processor until all operations are performed. This chapter presents two examples of large systems achieving super-computer performance —the Connection Machine and the Hughes 3D Computer.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
