Abstract

The rapid growth in the number of battery-operated devices has brought low-power design to the forefront of embedded systems development. The MSP430 is among the leading controllers in this regard, with typical room temperature consumption in the neighborhood of 1 mW/MIPS or less. The '430 series devices have the option of shutting off the processor portion of the device, by using the CPUOff bit in the Status Register. The processor is then awakened by an interrupt. Further functionality in the CPU portion can be turned on and off via the SCG1, SCG0, and OscOff bits, which also reside in the SR. TI has, in the literature, defined five low-power modes. The most common use of the low-power modes is for periodic processing based on a timer interrupt. The main loop is written so that startup housekeeping is performed, then the selected low-power mode (LPM) is entered. Processing is then performed within the ISR. At the end of the ISR, the reti instruction restores the processor to the LPM.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.