Abstract
This paper describes wafer-on-wafer (WOW) technology using bumpless through-dielectrics-silicon-via (TDSV) and dual-damascene interconnects for three-dimensional integration (3DI). Trends in conventional scaling compared with bumpless processes, the characteristics of devices after thinning the wafers to less than 10 um, and applications, including closed-channel-cooling systems (C3S), are discussed.
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Published version (
Free)
Free) 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
