Abstract
This paper presents a QVCO which is based on differential Colpitts topology and improved with bottom-series technology. Using differential Colpitts topology, the transconduction of the circuit is enhanced and the start-up condition is improved. Using bottom-series technology, the phase noise is reduced. The prototype is implemented using TSMC 0.18 μm 1P6M CMOS process technology. With 1.8 V supply voltage, total power consumption is 15.4 mW and phase noise of the VCO is -133.7 dBc/Hz at 1 MHz offset from the carrier frequency of 1.17 GHz. The figure of merit is -183.2. The chip area is 0.873×0.55 mm^2.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
