Boolean technology mapping for both ECI and CMOS circuits based on permissible functions and binary decision diagrams

H Sato,N Takahashi,M Fujita,Y Matsunaga

doi:10.1109/iccd.1990.130228

Boolean technology mapping for both ECI and CMOS circuits based on permissible functions and binary decision diagrams

H Sato, N Takahashi + Show 2 more

https://doi.org/10.1109/iccd.1990.130228

Copy DOI

Publication Date: Sep 17, 1990

Citations: 12

Affiliation: Fujitsu (Japan)

#Permissible Functions #Binary Decision Diagrams + Show 8 more

Abstract
Full-Text
Similar Papers

Abstract

A Boolean technology mapping with permissible functions is presented. This technique makes use of complementary intermediate logic functions of circuits. Therefore, complementary outputs of ECL gates can be easily handled. High-quality synthesized ECL circuits and CMOS circuits free of logical redundancies are generated. Technology-independent networks are converted into technology-dependent virtual gates network. Virtual gates have an arbitrary number of fan-ins. CMOS virtual networks consist of only NOR and NAND gates, while ECL virtual networks consist of only OR gates (but each gate has complementary outputs). By considering logic function and the device restrictions these virtual gate networks are translated into cell networks using permissible functions. >

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Similar Papers

Paper Title

Journal

Date

Author

View more papers

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.