Abstract
this paper, a synthesis for testability approach is resented. In this approach we select test points or gip-flops to be used in Test Point Insertion or Par- tial Scan to enhance circuit testability. The selection is based on circuit behavioral information rather than low level structural description. This allows Test Point Insertion or Partial Scan usa e on circuits described as interconnection of high levefmodules. In this pa er we also pro ose Test Statement Insertion as an aier; native to &st Point Insertion and to Partial Scan. The major advantage of using Test Statement Inser- tion is less pin count and lower test application time overhead than Test Point Inserti0.n and Partial Scan. Our tool has been implemented in a computer pro- gram.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
