Abstract
Shallow junction formation technology by arsenic ion implantation is evaluated from the viewpoint of practical application to the coming VLSI's. Carrier profile, residual defect profile, and electrical characteristics are examined as functions of acceleration energy, dose, annealing conditions, and surface oxide thickness. The carrier profile is determined mainly by both arsenic ion amount in the substrate layer and annealing conditions. The residual defect profile is determined by implantation energy and surface oxide thickness. It is necessary to implant arsenic ions shallower than the resulting carrier profile, to obtain arsenic ion‐implanted junctions with acceptable electrical characteristics. A junction diode, with junction depth as shallow as 0.16 μm is fabricated according to this principle, and is ascertained to have acceptable electrical characteristics.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
