Abstract
The main building block of microprocessors, microcontrollers, and digital signal processors is an arithmetic logic unit (ALU). The performance of ALU depends on its adder design. The Carry Propagation Delay (CPD), area and power are the important metrics in the structure of the adder. In this work, area and power analysis of carry select adder are presented. In this adder, the CPD is minimized with the common Boolean logic. The power and area of the adder are optimized by replacing CMOS gates with transmission gates. In this technique, the transistor count is greatly reduced from 987 to 512 for a 16-bit carry select adder. In addition, the power consumption is minimized from 0.63mW to 0.018mW and the power delay product is minimized from 0.53mW-ns to 0.021mW-ns.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IOP Conference Series: Materials Science and Engineering
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
