Abstract
Application of the polysilicon edge sealed LOCOS process in scaled VLSI circuit fabrication : D. Simeonov, T. Balabanska, E. Goranova, M. Zvetkova, T. Dimitrova and Z. Naidenova. Microelect. J.19(5), 11 (1988)
Full Text 
Sign-in/Register to access full text options
Sign-in/Register to access full text options 
Paper version not known
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call
