Abstract

A simple analytical expression for the on-state current of polycrystalline silicon thin-film transistors is presented, valid in both linear and saturation regimes including the impact ionization effect. The maximum channel electric field and the avalanche multiplication factor are described in terms of an average trapped charge density at the grain boundary, varying with gate voltage due to the continuous energy distribution of the grain boundary trap states. Based on the parameters of the charge inversion voltage, effective carrier mobility and grain boundary barrier height which are extracted from the transfer characteristic at low drain voltage, the model reproduces the experimental output characteristics in devices with different gate lengths using few fitting parameters.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.