Analysis of 2PADCL Energy Recovery Logic for Ultra Low Power VLSI Design for SOC and Embedded Applications

Abstract

AbstractHere in this scope we have proposed a noble adiabatic dynamic CMOS logic circuit known as two phase adiabatic dynamic logic. The proposed two 2 phase ADCL uses two complementary sinusoidal power supply clocks known as power clock. As a result, the propagation delay of the 2PADCL is smaller than that of the conventional ADCL circuits and conventional CMOS circuits. The simulation results also show that the power dissipation of the 2PADCL circuit is lower than those of other conventional adiabatic logic circuits and conventional CMOS circuits. The adiabatic performance parameter which is known as energy saving factor is also estimated in lower and higher frequency ranges. We have also estimated the power delay product of ADCL and proposed 2PADCL logic.KeywordsVLSIEnergy recoveryCMOSAdiabaticPower dissipationMOSFET