Abstract

Dataflow computation can exploit high parallelism, but its overhead is great. In this paper, we shall discuss why we must modify dataflow graph first. Then, a model combining dataflow with control flow is presented; third, a practical architecture SDS-1 according to DFGC is described. The SDS-1 exploits two levels of parallelism; we shall mainly discuss its parallelism at instruction level. Finally, the performance of SDS-1 is analyzed.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.