Abstract
This paper presents an improved zero voltage switching (ZVS) space vector pulse width modulation (SVPWM) technique for two level three phase inverter. Hard switching operation of semiconductor devices in power electronic converters suffer from several problems like switching losses, electromagnetic interference (EMI), high dv/dt and high di/dt stresses during switching operation. A modified ZVS SVPWM technique is proposed in this paper for two level three phase inverter to achieve zero switching loss during turn-on and reduced switching loss and less dv/dt stress during turn-off of semiconductor devices. The prposed ZVS SVPWM technique is implemented in PSPICE and a hardware protoype is developed with 200V dc input, 1kW 50Hz output and with a switching frequency of 10kHz. Simulation and experimental results are demonstrated to validate the operation of proposed ZVS SVPWM technique. The performance of the proposed ZVS SVPWM technique is compared in terms of switching loss with the existing ZVS SVPWM technique.
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call