Abstract
Two logic families, CSL (Current-Steering Logic) and CBL (Current-Balanced Logic), that have been proposed to reduce the substrate noise in mixed-signal integrated circuits, are compared with conventional CMOS by measurements on a test chip. Large CBL cells with wire bonding have a reduction of the substrate noise effect, with respect to CMOS, by a factor of 2.5, whereas CSL is noisier than CMOS. This agrees with the simulations. The moderate noise improvement shown in the simulations by CBL circuits with complementary outputs is not confirmed experimentally. The results here show that previous evaluations based on the amplitude of the supply current spikes are unsuitable to assess the real noise performance.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
