Abstract

In this paper we present a method for efficiently estimating the switching activity for circuits prone to a high degree of toggle power by partitioning the circuit and using a lumped delay model to capture transitions along the critical path. This approach is best suited for arithmetic circuits due to their long critical path and is based on the observation that the low order bits will stabilize before the high order bits at the output. This approach offers up to an 85% savings in computational time and resources with a 17% increase in accuracy over the zero delay model for the circuits investigated.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.