Abstract
This paper introduces an efficient computational technique for orthogonal frequency division multiplexing (OFDM) based modem design with digital filters and discusses the corresponding VLSI architecture issues. General conditions are introduced, under which the proposed technique is applicable. The proposed technique is demonstrated by detailing the implementation of a 64-point, radix-4 pipelined FFT in combination with a parallel digital filter architecture. By exploiting the redundancy into the cyclic prefix part of the OFDM symbol, the computational load of the transmitter is reduced by 20% for cases of practical interest. The radix-r N-point FFT case is examined.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
