Abstract

A SPICE-compatible circuit model for power MOSFETs is presented. It is based on device physics and uses a subcircuit representation. The interelectrode capacitances are modeled accurately as nonlinear functions of the applied biases. Various second-order effects relating to the gate capacitance model are discussed, and strategies are presented to include them in the model. The model parameters can be obtained from device measurements. The model is verified by comparing measured and simulated waveforms from a gate charge test circuit.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">&gt;</ETX>

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.