Abstract
Since FinFET -based circuits have been proven to have better stability at low supply voltages than planar transistor-based circuits, designers are expected to use a wide range of supply voltages for FinFET -based circuits to manage power requirements. Therefore, it is important to investigate the soft error performance over a range of supply voltages. In this work, soft error Failure-in- Time (FIT)rates of D-Flip-Flop (D-FF)designs in 16-nm and 7-nm bulk FinFET technologies are characterized with alpha particle irradiations. Results show that the rate of increase in FIT rates for 7 -nm FF designs are significantly higher, on average, than those for 16-nm FF designs as supply voltage is reduced.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
