Abstract
An interconnection network capable of spontaneously reconfiguring a VLSI processor array upon detection of faulty processors is presented. Although the reconfiguration process is global in nature, the network control circuitry is localized around each processor and is therefore completely modular. In effect, the switches and control circuitry are completely local to each processing element (PE) even though the reconfiguration algorithm the network performs is general in nature. Further, as the control circuitry around each PE is fixed and no global control circuitry of any kind is required, the area overhead due to the network circuitry grows linearly with both the array size and the total number of spares. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
