Abstract
Abstract A 0.8 μm technology based Electrical Erasable, Programmable Read-Only Memory (EEPROM) cell having a high voltage select transistor and a floating gate transistor with a control gate on top as used in the Motorola Neuron product chip set was analyzed for program and erase failure. Silicon pitting in the select transistor channel was identified to be the failure mechanism. The silicon pitting was experimentally confirmed to be attributed to the penetration of the bottom oxide in the oxide-nitride-oxide (ONO) structure due to the nitride removal using reactive ion etching (RIE). A modified process flow with a thicker sacrificial oxide under the nitride eliminated the pitting failure mechanism and enhanced yield and reliability.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callSimilar Papers
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
