Abstract
This paper presents a fast-switching phase-interpolator (PI) operating at 5-GHz with superior linearity. The PI is designed for high bandwidth clock and data recovery (CDR) to enable high jitter-tolerance (JTOL) in serial-link applications. It is based on a current-switching topology to enable a high phase-update rate. It also employs an adaptive regenerative amplifier (ARA) to prevent amplitude-dependent delays. This PI consists of cascaded trigonometric phase-interpolator (TPI) and linear phase-interpolator (LPI) stages together with cross-coupled devices load to immensely enhance its linearity, enabling an 8-bit resolution with an integral nonlinearity (INL) of 0.5 LSB and differential nonlinearity (DNL) of 0.15 LSB. The PI is implemented in 65-nm CMOS technology, operating under a 1.2 V supply with a current consumption of 26mA.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
