Abstract
A double edge-triggered (DET) flip-flop operates on both the rising and falling edges of a clock signal. In this paper, a novel DET flip-flop, suitable for low-power applications, is proposed, Several HSPICE simulations with different input sequences show that the proposed DET flip-flop results in significant power saving as compared to existing DET flip-flops.
Full Text
Published Version
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a call