Abstract

In this paper, a new approximate multiplier is proposed, which can decrease the multiplication complexity with the improved area and power performance by using OR and AND gates. To evaluate the efficiency of the proposed approximate multiplier, design parameters are compared with exact multiplier and recently proposed approximate designs. Experiment results reveal that the power consumption of the proposed approximate multiplier is only 32% of that in the exact multiplier. The proposed approximate multipliers are further evaluated in image sharpening and edge detection applications. The peak signal to noise ratio (PSNR) and structural similarity (SSIM) of our proposed approximate multipliers show that it can be used in image processing.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call