Abstract
A new δ-doped cylindrical gate silicon tunnel FET (DCG-TFET) analytical model is developed and investigated extensively, with the aim of addressing the challenges of the conventional CG-TFET. The improvement in tunneling probability of charge carriers has been achieved by inserting a δ-doping sheet in the source region which leads to high drain current as compared to CG-TFET. The effect of distance between the δ-doping sheet and source/channel interface on the current performance, sub-threshold swing (SS) and threshold voltage (Vth) has been examined. The instantaneous position of δ-doping region from the tunneling junction is optimized based on the trade-off between current ratio and SS. The present model exhibit maximum switching current ratio (IONIOFF≅1012) for an optimum distance of 2 nm without degrading SS (SS∼55 mV/decade) and Vth performance. The electrostatic behavior of the present model is obtained using the solution of Poisson’s equation in the cylindrical coordinate system. However the impact of scaling of the gate oxide thickness and cylindrical pillar diameter on drain current performance has been discussed. In future, DCG-TFET can be one of the potential successors for ultra-low-power applications because of its improved drain current and switching ratio.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
