Abstract

A $5 \times 80$ W class-D audio power amplifier for automotive applications is presented. The amplifier is implemented in a 140-nm bipolar CMOS DMOS SOI. Configurable digital-loop filters can compensate for a range of LC output filters and their high loop gain (>50 dB between 20 Hz and 20 kHz) suppresses non-idealities of the output filter and enables low-cost output filter components. Key elements are the integrated low-latency $\Delta \Sigma$ analog to digital converters (ADCs) which digitize the output signals directly at the speaker load, after the output filter. The ADCs use filtering finite impulse response digital to analog converters in their feedback path to create an input–output transfer with a negative group delay at low frequencies. The ADCs have 116-dBA DR and −108 dB total harmonic distortion (THD). The bridge-tied load amplifier supports multiphase pulse-width modulation for lower electromagnetic interference. It operates with supplies from 6 to 25 V and with loads down to $1\Omega$ and achieves 19- $\mu \text{V}$ idle noise (Awtd) and 0.004% THD + N.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call