Abstract
We propose a method aimed at executing accurate thermoelectric power measurements at the wafer level on micromachined test structures. In order to compensate for instrumental offsets and sensitivity limits typically existing in a standard wafer-level test instrumentation, a special purpose extraction technique is applied. The influence of air-convection and heating/cooling effects on the measurement is also discussed by carefully evaluating the results of finite-element simulations of heat exchange in the test structure. In order to validate the technique, test measurements on p and n-doped polysilicon layers are presented and compared with other results from the literature. Moreover, the accuracy of the measurement technique and its temperature resolution are discussed.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.