Abstract
This paper proposes a new gate driver employing only a single negative power source, which is integrated by In-Zn-O TFTs with an etch stop layer (ESL) structure. A negative voltage generating module (NVGM) is developed to generate a lower voltage level than that of the negative power source, in order to completely shut down the pull-down transistors of the output module. 30 stages of the proposed gate driver are fabricated on glass substrate. It is shown that the gate driver successfully achieves full swing output signals at different clock frequencies (6.67 kHz, 66.7 kHz) and negative power sources (−4 V, −5 V, −6 V) with resistive load RL = 3 kΩ and capacitive load CL = 30 pF. The measured power consumption per stage of the proposed gate driver is 101 μW at the clock frequency of 66.7 kHz.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
