Abstract

In this paper a low dropout (LDO) regulator with enhanced power supply rejection (PSR) and increased phase margin (PM) using the bulk driven transistor technique is presented. Compared to other LDOs, the proposed regulator adjusts its performance based on the load current such that the PM and PSR are improved in a relatively large range of load currents. In the LDO a signal which is dependent on the load current is generated and applied to the bulk of the passing transistor to enhance the PSR. Moreover, the proposed technique leads to a right half plane (RHP) zero in the loop gain and increases the PM. The proposed LDO is designed to operate by a 1.2 V supply voltage and to generate an output voltage of 1 V. The maximum load current is 20 mA and it is designed in the 0.13-µm CMOS technology.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.