Abstract
A low dropout (LDO) regulator is designed in this paper. By adopting a slew rate enhancement circuit, the slew rate of the LDO output is obviously improved when the load current is suddenly switched from low to high. Moreover, employing a simple bias circuit, the architecture of the LDO regulator is simple, and can be fabricated by conventional CMOS technology. The LDO regulator is designed and simulated in CSMC 0.5μm CMOS process. Simulation results show that the PSRR of the LDO regulator at 100Hz, 1kHz and 10kHz achieves, respectively, -76dB, -70dB and -52dB at room temperature and V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">dd</sub> =2V. The circuit can provide an output voltage of 1.2V with a variation of 8mV in a load current range from 0 to 50mA. The deviation of the output voltage is within 11mV when power supply voltage V <sub xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">dd</sub> changes from 1.4V to 6V.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
