Abstract

The increasing complexity of process technology and demand for computing have led to unsustainable chip costs with marginal performance and power improvement. SDTCO (System Design Technology Co-Optimization) is proposed to address this cost and performance issues. This paper reviews the key SDTCO knobs to improve the PPACt (Power Performance Area Cost and Time-to-market), covering the novel processes and interrelationships between different knobs and key performance indicators in MOL (Middle of Line) and BEOL (Back End of Line) process. Holistic SDTCO evaluation and optimization methods taking from unit process to system level KPI (Key Performance Index) are needed for sustainable cost per transistor scaling and reasonable power and performance improvement.

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.