Abstract
A high-speed CMOS phase/frequency detector (PFD) for faster frequency acquisition is presented. An improved CMOS D-type master-slave flip-flop is described and adopted. Higher speed is attributed to the reduced node capacitances. Charge-sharing phenomena are circumvented. A delay scheme is employed to achieve faster acquisition. The optimal delay for PFD maximum operating frequency is analytically studied and a design guide is given.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
