Abstract
This paper presents the different design schemes of the phase frequency detector (PFD) and compares with the output simulation results. The circuits that have been considered are the tristate linear D-FF type PFD, conventional Phase frequency Detector (conPFD), precharge type phase frequency detector (ptPFD), ncPFD in zero degree phase offset version, modified ncPFD with π rad phase offset, and TSPC-PFD. Although, PFDs are suffered from non ideal effects, therefore, to eliminate these effects a proposed PFD has been designed. The simulation results are focused on exploring the jitter, power dissipation, phase noise, and output noise of the different PFDs. The different PFD circuits are designed using 0.18μm CMOS process technology with 1.8 V supply voltage.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
