Abstract
A new Class- <i xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">K*</i> audio amplifier with high-power efficiency and high fidelity is integrated in a 0.35-μm CMOS process. It proposes a new topology connected Class-D amplifier with fast-switching charge-dump (FSCD) amplifier in parallel. The integration of the amplifier requires neither analog buffer amplifier nor a complex compensation circuit needed in hybrid audio amplifier (Class-K). The FSCD amplifier composed of comparators and switches works at a high-switching frequency in order to absorb the distortion caused by Class-D amplifier switching. Thus, this assists the audio amplifier to have good linearity under switching operation. With the proposed topology, the audio amplifier has a flat frequency response with - 3-dB bandwidth of 60 KHz and is capable of delivering up to 257 mW into 4.1-Ω load with maximum efficiency of 81%. A typical total harmonic distortion plus noise (THD+ <i xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">N</i> ) is less than 0.1% at the power level over 25 mW within the audio frequency range (20 Hz-20 kHz), and the minimum THD+ <i xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">N</i> is 0.025% with the audio input frequency of 1 kHz at the output power of 114 mW.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems I: Regular Papers
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
