Abstract

In this paper, design of low power high gain and high linear CMOS low noise amplifier (LNA) is presented. This LNA is designed using UMC 0.18-um technology based on cascode topology adopted with gain boosting Technique. To improve linearity feed forward cancellation (FDC) technique is used. This LNA is designed for 2.4GHz ISM band applications. It is consuming 2.6mW power from 1V power supply by giving S 11 = −13.9dB, S 21 = 20.98dB. The Noise figure is 4.2dB and IIP 3 is −5.17dBm.

Full Text
Published version (Free)

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call