Abstract
The authors describe the front-end processor (FEP) which permits the construction of a multistandard modem system, incorporating the CCITT V.32 echo canceling scheme, using a general-purpose signal processor. The FEP is divided into a digital signal processing (DSP) block and an analog-digital/digital-analog conversion block. The DSP is designed to handle biquad filtering, tone generation, automatic gain control, call-progress-tone detection, and carrier detection. The multiplier, ALU (arithmetic and logic unit), and RAM are adapted to handle 22-bit data operation and to obtain high resolution and a 16-bit dynamic range operation in fixed-point calculations. The measured bit error rate of 14.4-kb/s trellis coding modem using the FEP is less than 10/sup -5/ at a signal-to-noise ratio of 27 dB under the US unconditioned 3002 line. The chip is fabricated in a 1.5- mu m double-poly double-metal CMOS process and designed using an automatic layout tool. >
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
