Abstract

Direct-write, electron beam lithography is used as part of an electron beam/optical lithographic, mix and match system for the CMOS Silicon-on-Sapphire process at RSRE. In particular, we have considered the definition of the polysilicon gate and gate interconnect layer using commercially available, negative tone resist materials. The characteristics of early, non-optimised CMOS-SOS devices with gate dimensions of 0.75 μm, defined using these techniques are included.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.