Abstract
Single-Pole Double-Throw (SPDT) broadband switch has been designed in a 0.25µm Complementary Metal Oxide Semiconductor (CMOS) process. To optimize the performance of isolation and insertion loss, based on normal design, the effects of Gate Series Resistances (GSR) on insertion loss and switching time are analyzed for the first time. The compatible GSRs are chosen by the analyses. The fabricated chips were tested and the results show the switch isolation from DC (Direct Current) to 1GHz exhibits 55dB and insertion loss lower than 2.1dB.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have