Abstract
This paper describes the design of a divide-by 32/33 dual modulus prescaler for high speed broadband applications in CMOS 0.18 mum technology. The design uses extended true single phase clock (E-TSPC) logic to decrease the power consumption and enhance the noise performance. The prescaler operates over a wide range of frequencies: 210 MHz to 5.3 GHz. It makes the circuit suitable for multiband multimode operation. The circuit drains only 2.53 mW from a 1.8 V supply voltage. The achieved noise floor is -167 dBc/Hz at 3 GHz
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
