Abstract
This paper presents the design of a 10GHz divider using Extended True Single Phase Clock (E-TSPC) logic on a 0.18µm CMOS technology with 1.8V supply voltage. This divider contains D-Flip flop with dynamic structure that is based on the ÷2 divider and ÷8/9 dual modulus prescaler. By optimizing the transistor size in each divider stage and inserting optimized buffers between the stages, the power and area are minimized. The results of post-layout simulation compared to similar reported ones illustrate significant improvement. The power consumption of ÷2 divider and ÷8/9 dual modulus prescaler are 320 µw and 850 µw, respectively. High speed low power and smaller area are properties of this design.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
