Abstract
Acapacitor-less low drop-out linear regulator with a new compensation technique is presented. A conventional LDO suffers intrinsic stability problem at low load currents and require a large offchip capacitor to make LDO stable. This off-chip capacitor occupies large area in the chip and thus not ideal for SoC applications. Many LDO architectures have been proposed recently but still some of them requires off-chip capacitor and suffers due to bandwidth limitation and requires additional complex circuits. The proposed LDO architecture with a compensation network provides solution to the above problem. The proposed LDO is simulated and verified in Cadence using 180 nm CMOS technology.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have