Abstract

A 54/spl times/54-b multiplier using pass-transistor multiplexer has been fabricated by 0.25-/spl mu/m CMOS technology. To enhance the speed performance, a new 4-2 compressor and a carry look-ahead adder (CLA) both featuring the use of pass-transistor multiplexers have been developed. The new circuits have a speed advantage over conventional CMOS circuits because the number of critical-path gate stages is minimized due to the high logic functionality of pass-transistor multiplexers. The active size of the 54/spl times/54-b multiplier is 3.77 mm/spl times/3.41 mm. The multiplication time is 4.4 ns at 2.5 V power supply. >

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call